Black silicon is a naturally antireflective Si surface with great potential for high-efficiency solar cells. In particular, black silicon surfaces can be obtained using reactive ion etch in a maskless, single-step process regardless of crystallinity and with minimal material loss. Surface damage from the etching process, however, result in surfaces with high recombination velocity, thus limiting solar cell efficiency. We have developed a method to texture Si surfaces using noncryogenic reactive ion etch with a plasma sustained exclusively by inductively coupled power, thereby minimizing surface damage. We achieved a target reflectance of 3% or lower in the wavelength range 300-1000 nm after an etch time of 2 min. Surfaces coated with Al2O3 deposited by atomic layer deposition showed recombination velocity as low as 6.9 cm s -1 on p- 
Introduction
Black silicon (b-Si) [1] [2] [3] has shown great potential as surface texturing for silicon photovoltaics thanks to its ultra-low reflectance for mono-and multi-crystalline Si at normal and varying incident angle [4, 5, 14, 15, [6] [7] [8] [9] [10] [11] [12] [13] . This relaxes requirements on antireflective properties of front surface passivation coatings [16] [17] [18] . B-Si can be obtained using a variety of dry etch methods, among which atmospheric pressure dry etch (ADE) and plasma-based reactive ion etch (RIE) are very promising. ADE is a relatively fast, mask-less and plasma-free etching technique able to decrease reflectance of silicon down to around 10% in 1 minute of etching time [19, 20] , and has been used to fabricate PERC solar cells on multicrystalline Si with efficiency reaching 20% [21] .
Similar to ADE, RIE texturing is also of commercial interest because: (i) it is a mask-less, single-step process, and therefore potentially scalable; (ii) it can be used to texture diamondwire cut multi-crystalline Si wafers and very thin Si wafers with minimal material loss, both of which will likely play a significant role in the future solar cell market [22] . b-Si surfaces obtained by RIE consist typically of nanostructures of various shapes with characteristic dimensions between a few hundred nm and a few µm with no long-range spatial ordering, generated by a delicate balance between isotropic chemical etch and anisotropic physical etch of the Si surface [23, 24] , and the resulting averaged reflectance is often lower than 1% [2] , i.e. a significant improvement over ADE. The power conversion efficiency of solar cells with RIE texturing has surpassed 22% and 20% for mono-and multicrystalline Si substrates, respectively [25] [26] [27] [28] . The recombination must therefore be reduced to levels similar to those measured on competing texturing technologies. Recently, b-Si surfaces characterized by lower recombination rates have been fabricated by decreasing the capacitively coupled power (CCP) during plasma processing [7, 29, 30] , leading to a lower kinetic energy of ions and thus reduced surface damage, as confirmed by high-resolution transmission electron microscopy characterization of individual nanostructures [7] . However, that process still required a certain amount of CCP and etching time ≥ 10 min to reach the desired antireflective properties, which is not convenient in view of process scalability. We have successfully addressed these issues and we present in this work a superior method for fabrication of b-Si by RIE. Here, we fabricated b-Si by RIE using either ICP or CCP, keeping the ratio between SF6 and O2 flows in the plasma as well as total pressure and process temperature (0 °C) constant, and varying the etching time tRIE. Figure 1 shows top-view scanning electron microscopy (SEM)
Results and Discussion
images of Si surfaces after RIE for different tRIE. After 1.5 min RIE, the first etching pits have formed with roughly circular cross-section and various diameters. This is in agreement with the current understanding of formation of b-Si, which starts from etching of the native silicon oxide at a faster rate at random spots on the surface due to variations in thickness and/or density [1] .
For tRIE = 2 min, the pits start overlapping. The average diameter of etching pits remains rather similar (between 100 and 250 nm) for tRIE up to 10 min, while it becomes considerably larger (≥ 400 nm) for tRIE of 15 and 20 min, with some scallops visible on the sides of the etching pits. Figure 3(a) shows the total (sum of diffuse and specular) optical reflectance R as function of photon wavelength  in the range 300-1100 nm measured using an integrating sphere. For tRIE = 1.5 min, R is above 2% for 300 nm ≤ < nm and above 5% for 700 nm ≤ nm, whereas tRIE = 2 min already results in R values lower than 3% for 300 nm ≤ nm. For tRIE = 3 min, R is reduced to below 2% for 300 nm ≤ < nm. For tRIE ≥ 5 min, R is very similar and lower than 2% in the full measurement range. The measured reflectance is slightly higher than what has been obtained previously using RIE texturing, where values down to less than 1% at normal incidence [3, 25, 27] were obtained. We notice that the wafers used for this study are double-side mirror-polished, which have an initial higher R than saw-damaged removed, solar-grade wafers. In addition, we expect that the R will further decrease upon coating the textured surface with passivation/antireflection stacks (typically SiNx:H, Al2O3 or a combination of the two), thus eliminating front reflection losses as efficiency bottleneck. Furthermore, we note that the values of R obtained here with tRIE = 5 min are roughly half of those measured by Hirsch et al. using a similar ICP process with same tRIE [31] . The optical transmittance T through the wafers is also affected by the front texturing size, as shown in Figure 3(b) . In particular, T is practically the same for tRIE between 1.5 and 3 min, rising steeply from around 0 at 1000 nm to 50% at 1100 nm. Increasing tRIE to 5 or 10 min results in T below 40% and 25% at 1000 nm, respectively. Finally, T is similar and at maximum around 20% for tRIE ≥ 15 min (including the wafer textured using CCP). It follows from these measurements that tRIE of at least 10 min is required to obtain respectable light-trapping properties. Figure 3 (c) shows the optical absorption A calculated by subtracting the measured R and T from 100%. The variation in T is larger than that in R and this determines the trend for A. For comparison, the absorptance in the theoretical Yablonovitch limit AYabl is also plotted according to the formula [32] :
, where nSi and Si are the refractive index and the absorption coefficient of Si, respectively. We note that the Yablonovitch limit is found for isotropic illumination and zero front surface reflection. A Lambertian limit for absorptance that takes into account reflection at the front surface is described in the Supplementary Information (Section S1). Degradation of Al2O3 passivation has been observed in previous studies [33] [34] [35] and can be prevented by using for instance a SiNx:H capping layer, as shown in Fig. S2 for nontextured surfaces. Immediately after post-ALD annealing, we measured average eff longer than 3 ms for tRIE between 1.5 and 2 min and between 2.5 and 3 ms for tRIE ≥ 3 min. The average eff of the non-textured wafer reference sample is 3.7 ms. We note that the average eff for tRIE ≤ 3 min is within one standard deviation of the average for the eff non-textured wafer. Texturing the Si using CCP instead of ICP results in a much lower average eff of 0.89 ms. eff stabilized to values higher than 1.5 ms for tRIE ≤ 3 min and lower than 1 ms for longer tRIE. These results illustrate the effect of platen power on the resulting minority carrier lifetime of RIE-textured samples. Based on the combination of optical and lifetime measurements, it appears that RIE texturing for 2 or 3 min provides the best compromise between optical reflectance and surface damage, even though longer tRIE is needed to achieve the best light trapping properties. The effective lifetime can be decomposed into contributions from the bulk and from the surfaces according to the following equation: in the record b-Si cells by Savin et al. [27] and 10 cm s -1 reported by Allen et al. [36] ). This indicates 
Conclusions
We have developed a recipe to texture Si surfaces using non-cryogenic reactive ion etch with a plasma sustained exclusively by inductively coupled power. We achieved a target reflectance of 3% or lower in the wavelength range 300-1000 nm after just 2 min of etch time. 
Experimental Section

Fabrication
All wafers were 150 mm diameter, 500 µm thick CZ p-type Si (100). Wafers were textured on one side using an ICP RIE tool (MP0637) from SPTS using the following parameters: process Surfaces were passivated by Al2O3 using 380 cycles of thermal atomic layer deposition (ALD)
at 200 °C using a R200 tool (Picosun). Trimethylalane (TMA) and water were used as precursors for Al and O, respectively. In order to activate the passivation, wafers were annealed in a Tempress furnace at 400 °C for 10 min in a N2 atmosphere. Capping layers of 75 nm SiNx:H were deposited by plasma enhanced chemical vapor deposition at 300 °C in a Multiplex PECVD system (SPTS).
Characterization
The total (diffuse + specular) optical reflectance R was measured using a QEXL system (PV measurements) equipped with an integrating sphere. The optical transmittance T was measured using a UV spectrophotometer (UV-2600, Shimadzu Co.). Scanning electron microscopy (SEM) images were acquired using a Supra 40VP microscope (Carl Zeiss) at an acceleration averaged over a 100 mm diameter area in the center of each 150 mm wafer, due to known edge effects of the passivation process.
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